



1. Decoders: is a Combinational Logic Circuit that convert Binary information from (n) input line to a maximum of 2^n unique output line.




EX1: Design One to two Decoder



X	D0	D1
0	1	0
1	0	1


$\overline{D0} = X$



$$D0 = \overline{X}$$


$$D1 = X$$

EX2: Design Two to Four Decoder




X	Y	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Two to Four Decoder Truth Table




Ex3: Design 3-8 Decoder

C	B	A	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇	
0	0	0	1	0	0	0	0	0	0	0	$y_0 = \overline{C} \overline{B} \overline{A}$
0	0	1	0	1	0	0	0	0	0	0	$y_1 = \overline{C} \overline{B} A$
0	1	0	0	0	1	0	0	0	0	0	$y_2 = \overline{C} B \overline{A}$
0	1	1	0	0	0	1	0	0	0	0	$y_3 = \overline{C} B A$
1	0	0	0	0	0	0	1	0	0	0	$y_4 = C \overline{B} \overline{A}$
1	0	1	0	0	0	0	0	1	0	0	$y_5 = C \overline{B} A$
1	1	0	0	0	0	0	0	0	1	0	$y_6 = C B \overline{A}$
1	1	1	0	0	0	0	0	0	0	1	$y_7 = C B A$




3-8 Decoder



* Note: all the previous decoders are active high outputs but the most popular decoders are active low outputs.

Ex4: Design 3-8 decoder using 2 of(2-4 decoders)and one (1-2 decoder), with active low output.

Important note: We use Enable input to expanded decoders.



C	E2	E1	B	A	Y4	Y5	Y6	Y7	Y0	Y1	Y2	Y3
0	0	1	0	0	0	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1
0	0	1	1	0	1	1	0	1	1	1	1	1
0	0	1	1	1	1	1	1	0	1	1	1	1
1	1	0	0	0	1	1	1	1	0	1	1	1
1	1	0	0	1	1	1	1	1	1	0	1	1
1	1	0	1	0	1	1	1	1	1	1	0	1
1	1	0	1	1	1	1	1	1	1	1	1	0