Al-Mustaqbal University / College of Engineering & Technology
Department (Communication Technical Engineering)
Class (First)
Subject (ELECTRONIC CIRCUITS)   Code/ UOMU028022)
(Lecturer (Prof.Dr.Haider J Abd)
2nd term – Lecture No. & Lecture Name (Lec 9: Features of FET)

19.9 Salient Features of JFET

The following are some salient features of *JFET*:

(*i*)   A *JFET* is a three-terminal *voltage-controlled* semiconductor device *i.e.* input voltage controls the output characteristics of *JFET*.

(*ii*)   The *JFET* is *always* operated with gate-source *pn* junction *reverse biased.

(*iii*)   In a *JFET*, the gate current is zero *i.e.* $I_G = 0A$.

(*iv*)   Since there is no gate current, $I_D = I_S$.

(*v*)   The *JFET* must be operated between V_{GS} and $V_{GS(off)}$. For this range of gate-to-source voltages, I_D will vary from a maximum of I_{DSS} to a minimum of almost zero.

(*vi*)   Because the two gates are at the same potential, both depletion layers widen or narrow down by an equal amount.

(*vii*)   The *JFET* is not subjected to thermal runaway when the temperature of the device increases.

(*viii*)   The drain current I_D is controlled by changing the channel width.

(*ix*)   Since *JFET* has no gate current, there is no β rating of the device. We can find drain current I_D by using the eq. mentioned in Art. 19.11.

19.10 Important Terms

In the analysis of a *JFET* circuit, the following important terms are often used :

1.   Shorted-gate drain current (I_{DSS})
2.   Pinch off voltage (V_P)
3.   Gate-source cut off voltage [$V_{GS(off)}$]

1.   **Shorted-gate drain current (I_{DSS}).** *It is the drain current with source short-circuited to gate (i.e. $V_{GS} = 0$) and drain voltage (V_{DS}) equal to pinch off voltage. It is sometimes called zero-bias current.*

Fig 19.9 shows the *JFET* circuit with $V_{GS} = 0$ *i.e.*, source shorted-circuited to gate. This is normally called shorted-gate condition. Fig. 19.10 shows the graph between I_D and V_{DS} for the shorted gate condition. The drain current rises rapidly at first and then levels off at pinch off voltage V_P. The drain current has now reached the maximum value I_{DSS}. When V_{DS} is increased beyond V_P, the depletion layers expand at the top of the channel. The channel now acts as a current limiter and **holds drain current constant at I_{DSS}.

· ·

*   Forward biasing gate-source *pn* junction may destroy the device.

**   When drain voltage equals V_P, the channel becomes narrow and the depletion layers almost touch each other. The channel now acts as a current limiter and holds drain current at a constant value of I_{DSS}.

Fig. 19.9

Fig. 19.10

The following points may be noted carefully :

(i) Since I_{DSS} is measured under shorted gate conditions, it is the maximum drain current that you can get with normal operation of JFET.

(ii) There is a maximum drain voltage $[V_{DS(max)}]$ that can be applied to a JFET. If the drain voltage exceeds $V_{DS(max)}$, JFET would breakdown as shown in Fig. 19.10.

(iii) The region between V_P and $V_{DS(max)}$ (breakdown voltage) is called *constant-current region* or *active region*. As long as V_{DS} is kept within this range, I_D will remain constant for a constant value of V_{GS}. In other words, in the active region, JFET behaves as a constant–current device. For proper working of JFET, it must be operated in the active region.

2. Pinch off Voltage (V$_p$). *It is the minimum drain-source voltage at which the drain current essentially becomes constant.*

Figure 19.11 shows the drain curves of a JFET. Note that pinch off voltage is V_P. The highest curve is for $V_{GS} = 0V$, the shorted-gate condition. For values of V_{DS} greater than V_P, the drain current is almost constant. It is because when V_{DS} equals V_P, the channel is effectively closed and does not allow further increase in drain current. It may be noted that for proper function of JFET, it is always operated for $V_{DS} > V_P$. However, V_{DS} should not exceed $V_{DS(max)}$ otherwise JFET may breakdown.


Fig . 19.11

Fig . 19.12

haider.jabber@uomus.edu.iq

3. Gate-source cut off voltage $V_{GS(off)}$. *It is the gate-source voltage where the channel is completely cut off and the drain current becomes zero.*

The idea of gate-source cut off voltage can be easily understood if we refer to the transfer characteristic of a *JFET* shown in Fig. 19.12. As the reverse gate-source voltage is increased, the cross-sectional area of the channel decreases. This in turn decreases the drain current. At some reverse gate-source voltage, the depletion layers extend completely across the channel. In this condition, the channel is cut off and the drain current reduces to zero. The gate voltage at which the channel is cut off (*i.e.* channel becomes non-conducting) is called gate-source cut off voltage $V_{GS(off)}$.

Notes. (*i*) It is interesting to note that $V_{GS(off)}$ will always have the same magnitude value as V_P. For example if $V_P = 6$ V, then $V_{GS(off)} = -6$ V. Since these two values are always equal and opposite, only one is listed on the specification sheet for a given *JFET*.

(*ii*) There is a distinct difference between V_P and $V_{GS(off)}$. Note that V_P is the value of V_{DS} that causes the *JEFT* to become a constant current device. It is measured at $V_{GS} = 0$ V and will have a constant drain current $= I_{DSS}$. However, $V_{GS(off)}$ is the value of V_{GS} that causes I_D to drop to nearly zero.

19.11 Expression for Drain Current (I_D)

The relation between I_{DSS} and V_P is shown in Fig. 19.13. We note that gate-source cut off voltage [*i.e.* $V_{GS(off)}$] on the transfer characteristic is equal to pinch off voltage V_P on the drain characteristic *i.e.*

$$V_P = |V_{GS(off)}|$$

For example, if a *JFET* has $V_{GS(off)} = -4V$, then $V_P = 4V$.

The transfer characteristic of *JFET* shown in Fig. 19.13 is part of a parabola. A rather complex mathematical analysis yields the following expression for drain current :

$$I_D = I_{DSS}\left[1 - \frac{V_{GS}}{V_{GS(off)}}\right]^2$$

where
$$I_D = \text{drain current at given } V_{GS}$$
$$I_{DSS} = \text{shorted} - \text{gate drain current}$$
$$V_{GS} = \text{gate–source voltage}$$
$$V_{GS(off)} = \text{gate–source cut off voltage}$$

Fig. 19.13

Example 19.1. *Fig. 19.14 shows the transfer charac-teristic curve of a JFET. Write the equation for drain current.*

Solution. Referring to the transfer characteristic curve in Fig. 19.14, we have,

$$I_{DSS} = 12 \text{ mA}$$
$$V_{GS(off)} = -5 \text{ V}$$

∴
$$I_D = I_{DSS}\left[1 - \frac{V_{GS}}{V_{GS(off)}}\right]^2$$

or
$$I_D = 12\left[1 + \frac{V_{GS}}{5}\right]^2 \text{ mA Ans.}$$

Fig. 19.14

Example 19.2. *A JFET has the following parameters: $I_{DSS} = 32 \text{ mA}$; $V_{GS(off)} = -8V$; $V_{GS} = -4.5 \text{ V}$. Find the value of drain current.*

Solution.
$$I_D = I_{DSS}\left[1 - \frac{V_{GS}}{V_{GS(off)}}\right]^2$$

$$= 32\left[1 - \frac{(-4.5)}{-8}\right]^2 \text{ mA}$$

$$= \textbf{6.12 mA}$$

Example 19.3. *A JFET has a drain current of 5 mA. If $I_{DSS} = 10 \text{ mA}$ and $V_{GS(off)} = -6 \text{ V}$, find the value of (i) V_{GS} and (ii) V_P.*

Solution.
$$I_D = I_{DSS}\left[1 - \frac{V_{GS}}{V_{GS(off)}}\right]^2$$

or
$$5 = 10\left[1 + \frac{V_{GS}}{6}\right]^2$$

or
$$1 + \frac{V_{GS}}{6} = \sqrt{5/10} = 0.707$$

(i) ∴
$$V_{GS} = -\textbf{1.76 V}$$

(ii) and
$$V_P = -V_{GS(off)} = \textbf{6 V}$$

Example 19.4. *For the JFET in Fig. 19.15, $V_{GS(off)} = -4V$ and $I_{DSS} = 12 \text{ mA}$. Determine the minimum value of V_{DD} required to put the device in the constant-current region of operation.*

Solution. Since $V_{GS(off)} = -4V$, $V_P = 4V$. The minimum value of V_{DS} for the JFET to be in constant-current region is

$$V_{DS} = V_P = 4V$$

In the constant current region with $V_{GS} = 0V$,

$$I_D = I_{DSS} = 12 \text{ mA}$$

Applying Kirchhoff's voltage law around the drain circuit, we have,

$$V_{DD} = V_{DS} + V_{R_D} = V_{DS} + I_D R_D$$

$$= 4V + (12 \text{ mA})(560\Omega) = 4V + 6.72V = \textbf{10.72V}$$

This is the value of V_{DD} to make $V_{DS} = V_P$ and put the device in the constant-current region.

Fig. 19.15

Fig. 19.16

Example 19.5. *Determine the value of drain current for the circuit shown in Fig. 19.16.*

Solution. It is clear from Fig. 19.16 that $V_{GS} = -2V$. The drain current for the circuit is given by;

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS(off)}} \right)^2$$

$$= 3 \text{ mA} \left(1 - \frac{-2V}{-6V} \right)^2$$

$$= (3 \text{ mA}) (0.444) = \textbf{1.33 mA}$$

Example 19.6. *A particular p-channel JFET has a $V_{GS(off)} = +4V$. What is I_D when $V_{GS} = +6V$?*

Solution. The *p*-channel *JFET* requires a positive gate-to-source voltage to pass drain current I_D. The more the positive voltage, the less the drain current. When $V_{GS} = 4V$, $I_D = 0$ and *JFET* is cut off. Any further increase in V_{GS} keeps the *JFET* cut off. Therefore, at $V_{GS} = +6V$, $I_D = \textbf{0A}$.

19.12 Advantages of JFET

A *JFET* is a voltage controlled, constant current device (similar to a vacuum pentode) in which variations in input voltage control the output current. It combines the many advantages of both bipolar transistor and vacuum pentode. Some of the advantages of a *JFET* are :

(*i*) It has a very high input impedance (of the order of 100 MΩ). This permits high degree of isolation between the input and output circuits.

(*ii*) The operation of a *JFET* depends upon the bulk material current carriers that do not cross junctions. Therefore, the inherent noise of tubes (due to high-temperature operation) and those of transistors (due to junction transitions) are not present in a *JFET*.

(*iii*) A *JFET* has a negative temperature co-efficient of resistance. This avoids the risk of thermal runaway.

(*iv*) A *JFET* has a very high power gain. This eliminates the necessity of using driver stages.

(*v*) A *JFET* has a smaller size, longer life and high efficiency.

19.13 Parameters of JFET

Like vacuum tubes, a *JFET* has certain parameters which determine its performance in a circuit. The main parameters of a *JFET* are (*i*) a.c. drain resistance (*ii*) transconductance (*iii*) amplification factor.

(*i*) **a.c. drain resistance (r_d).** Corresponding to the a.c. plate resistance, we have a.c. drain resistance in a *JFET*. It may be defined as follows :