1

 **Digital Electronics**

 **For**

**Second class**

 **By**

**Lect. Jaber hamed**

Digital Arithmetic Operation and Circuits :-

Binary Addition:-

There are only four cases can occur in adding the two binary digits (bits) in any position. They are :-

 **0+0 =0**

 **1+0 =1**

 **1+1 =0 = 1 +carry of 1 into next position**

 **1+1+1 =1 = 1 +carry of 1 into next position**

Example:-

 

H.W :- add the following pairs of binary numbers



 

**Representation Of Signed Numbers :-**

 In digital computers, the binary numbers are represented by a set of binary storage device (usually flip-flops). Each device represents one bit. For example, a 8-bit FF register could store binary numbers ranging from 0000 0000 to 1111 1111 (**0** to **255**). This represents the magnitude of the number. Since most digital computers calculators handle negative as well as positive numbers, Some means of representing the sign of the number (+ or -). This is usually done by adding another bit as shown below.

 

 (+) Sing bit Magnitude$=+52$

 

 **(**-**)** Sing bit Magnitude=+52

Although this true-magnitude system is straight forward and easy to understand, it is not as useful as two other systems. They are:-

1) 1's complement form.

2) 2's complement form.

**1'st complement form :-**

The 1's complement form of any binary number is obtained by changing each bit to it's complement for example :

 

Examples:-

-14 = 10001

-326 = 1010111001

-7 = 1000

**2's complement form:-**

 The 2's complement form of a binary number is formed simply by taking the 1's complement of the number and adding 1 to the least-significant bit position. The procedure is illustrated below.



The three systems of representing signed numbers are summarized below:



Notes:-

1) In al three systems the representation of positive numbers is the same.

2) While all three systems have been used in the past, most modern computers use the 2's complement system.

**H.W\\**

**a)** Represent each of the following signed decimal numbers as a signed binary decimal number in the 2's complement system. Use a total of five bits including the sign bit :

1) +13 2) -9 3) +3 4) -2 5) -8.

b) Each of the following numbers is a signed binary number in the 2's complement system. Determine the decimal value in each case:

1) 01100 2) 11010 3)10001.

**Addition in the 2's-Complement system :-**

**Case1:- Two Positive numbers**

The addition of two positive numbers is straight forward. Consider the addition of (+9) and (+4).



**Case2:- Positive Number and Smaller Negative Number:**

Consider the addition of +9 and -4. Remember that the -4 will be in its 2's-complement form.



**Case3:- Positive Number and Negative Number:**

Consider the addition of -9 and +4

 

**Case4:- Two Negative Numbers:**

 

**Case5:- Equal and Opposite Numbers:**



When subtracting one binary number (the subtrahend) from another number (the minuend), the procedure is as follows:

1) Take the 2's of the subtrahend.

2) Add the 2's complement of the subtrahend to the minuend.

3) The two number must have the number of bits.

**Example**:-

1.







**Subtraction in the 1's-Complement:-**



 

**Last digit summation with least digit**





**Multiplication of Binary Numbers :-**

The multiplication of binary numbers is done in the same manner as multiplication of decimal numbers.

Example:-

 

In practical case the procedure of multiplication is as follows :-

 

 **Multiplication in the 2's complement system :-**

For a signed numbers, the multiplication process is same as above with the following points:

1) If the two numbers are positive, the multiplication process is straight forward and the result is positive.

2) If the two numbers are negative, they will be in 2's complement form. Change two numbers to positive form and the result will be positive.

3) If one of the two numbers is negative and it will be in 2's complement form, change it to positive and take the 2's complement of the result.

 Example: - Multiply (0111) and (1110).

 

**Binary Division :-**

The binary division is the same as decimal division in long division form.

Example:-

1001 (dividend)

÷ 011 (divisor)

 

In most modern digital machines the division process is performed by repeat subtraction process.

 

Binary Subtraction :-

0 – 0 = 0

1 – 0 = 1

102 – 1 = 102 102 minus 1 equals 1

Example:-

 

 

**BCD Addition**

**Sum Equals Nine Or Less :-**

The addition is carried out as in normal binary addition.

*Example:-*

 

**Sum Greater than Nine :-**

 

**Hexadecimal Arithmetic :-**

1- Addition:-

For Hex numbers addition the following procedure is suggested

• Add the two hex digits in decimal.

• If the sum15 or less, it can be directly expressed as a hex digit.

• If the sum is greater than or equal to 16, subtract 16 and carry a 1 to the next digit

position.

*Example:-*

 

**2- Subtraction:-**

Subtraction of hex numbers is performed in the same way as binary numbers. There are two ways to find 2's complement of hex numbers.

1. a) Convert the number to binary form and take the 2's complement then convert it back to hex form:

*Example:-*

1. Find 2's complement of (73A)



b) Subtract each hex digit from F, then add 1.

Example :-

 

**9'S AND 10's COMPLEMENT**

9'S Complement:

The 9'S complement of decimal numbers is found by subtraction of each of the decimal is as follows:

 

Find the 9'S complement of each decimal numbers: 28, 56, and 115



**9'S Complement subtraction:**

 

**10'S Complement:**

The 10'S complement of decimal number is equal to the 9'S complement plus 1.

Complement the following decimal number to their 10'S complement from: 8, 428

Solution:-

 

 

 



Arithmetic circuits design :-

1) Half-Adder

The half-adder circuit has two inputs and produce sum(S) and carry (C) as shown below.

  



**2) Full-Adder**

The full-adder circuit has three inputs (two inputs represent numbers and other input represent carry from previous stage).

 

S

 

**C**

 


**Circuit Principle :-**

1) The contents of the A register (i.e, the binary number stored in A3-A0 is added to the contents of the B register by the four Fas, and the sum is produced at outputs (S3-S0), C4 is the carry out of the fourth FA.

2) The sum (S3-S0) is stored in the A register on the PGT of the Transfer pulse

**Sequence of operations :-**

We will now describe the process by which the circuit will add the binary numbers 1001 and 0101. Assume C0=0 and A=0000.

1- A=0000

2- M $\rightarrow $B the B=1001 on the PGT of load.

3- The full-adders produce a sum of 1001 [S=1001].

4- The S $\rightarrow $A [A=1001] on the PGT of transfer.

5- M $\rightarrow $B the B=0101 on the PGT of load.

6- The full-adders produce a sum of 1110 [S=1110].

7- The S$\rightarrow $ A [A=1110] on the PGT of transfer,

**2's complement circuit (Adder-Sub tractor)** 

**The operation of this circuit is described as follows** :-

1- Assume that add=1 and sub=0. AND gates 2,4,6 and 8 outputs will be 0. AND gates 1,3,5,7 allowing their outputs to pass the B0,B1,B2 and B3 levels, respectively.

2- The B0-B3 levels pass through the OR gates into the 4-bit parallel adder to be added to the A0-A3 bits. The sum appears at the S0-S3 outputs.

3- Note that sub=0 causes C0=0 into the adder.

4- Now assume that add=0 and sub=1, AND gates 1,3,5 and 7 will pass$\overbar{B\_{0}},\overbar{B\_{1}},\overbar{B\_{2}}$

and$\overbar{B\_{3}}$ to their outputs respectively.

5- The $\overbar{B\_{1}}-\overbar{B\_{2}}$ levels pass through the OR gates into the adder to be added to the A0-A3 bits. Note also that C0 is now 1. Thus, the B-register number has essentially been 2's-complement.

6- The difference appears at the S0-S3 outputs

**BCD Adder :-**

The BCD addition rules is discussed previously and reviewed here.

1) If the result is less or equal 9(1001) leave it alone.

2) If the result is greater than 9(1001) add 0110 to the result.

Assume we have the result of five bits S0 S1 S2 S3 S4. The cases need to be corrected are :-

1) Whenever S4 =1

2) Whenever S3 =1 and either S2 or S1 or both are 1

 

 

**Half Subtractor :-**

In a similar fashion subtraction can be performed using binary numbers. The truth table for a single bit or half\_subtractor with inputs A and B given below along with it's circuit diagram where outputs are SUB and Br where SUB is the subtraction result and Br is the borrow from subtraction process

  



It's noticed that the SUB output is similar to the half adder output, the only difference is that between carry and borrow between the two logical circuits