

Lesson Seven

8085 Time Delay and Counters

Lesson Objectives:

- To introduce the types of time delay.
- To write a program that generates specified time delay.
- To learn how to determine the time delay based on one register or pair of registers.


Pre Test:

- What are the types of time delay can be produced by 8085 μ p.
- What is the maximum time delay generated by pair of register.
- Write a program to generate 5msec time delay

Time Delay and Counters

Time delay: a register (or pair of registers) is loaded with a number depending on the time delay required, then the register is decremented until it equals to zero. Also, (NoP) instruction can be used to generate time delay equals to 4 T- states.

1- Time Delay With One Register



Ex.:

What is time delay generated by the following program if the clock frequency = 2MHz?

MVI C, FF → 7T
 Loop: DCR C. → 4T
 JNZ Loop → 10/7T

Total delay = time outside the loop + loop execution time

$$T_D = T_O + T_L$$

$$T_O = 7 * 1/2\text{MHz} = 3.5 \mu\text{sec}$$

$$T_L = (\sum (N_{Tstates} * 1/f)) * N$$

, where N is the number loaded to the register

$$= ((4+10) * (1/2\text{MHz})) * 255 \quad \text{Note FFH} = 255_{10}$$

$$= 1785 \mu\text{sec} \approx \underline{\underline{1.8 \text{ msec}}}$$

$$T_D \text{ approximate} = 3.5 \mu\text{sec} + 1785 \mu\text{sec} = 1788.5 \mu\text{sec}$$

$$T_D \text{ accurate} = 3.5 \mu\text{sec} + (1785 - 1.5) \mu\text{sec} = 1787 \mu\text{sec}$$

Note: The max. time delay is generated by one register loaded with (FFH) and equals to 1787 μsec (~ 1.8 msec).

H.W. What will be the time delay generated with one register if the number loaded to that register equals to :

1- 78 H, 2- A3 H, 3- 5EH

EX.: Write a program to generate time delay equals to (1 msec).

MVI C, ? \longrightarrow 7 T
 *: DCR C \longrightarrow 4 T
 JNZ * \longrightarrow 10 / 7 T


$T_D = T_O + T_L = 1 \text{ msec}$

$T_O = 3.5 \text{ } \mu\text{sec}$

$T_L = 1000 \text{ } \mu\text{sec} - 3.5 \text{ } \mu\text{sec} = 996.5 \text{ } \mu\text{sec}$

$996.5 = N_{10} * 14 * (1/2\text{MHz}), \quad N_{10} = 142.35 \sim 8 \text{ EH}$

2- Time Delay With Pair Register



8085 Microprocessor Architecture

EX.:

What is the max. time delay can be generated with pair of register?

Solution:

The max. time delay can be generated when the pair of register is loaded by FFFFH (=65535₁₀)

LXI B, FFFF	10T
*: DCX B	6T
MOV A, C	4T
ORA B	4T
JNZ *	10/7 T


$$T_D = T_O + T_L$$

$$T_D = 10 * (1/2) = 5 \mu\text{sec}$$

$$T_L = (6+4+4+10) * (1/2) * 65535$$

$$= 786420 \mu\text{sec} \approx 786 \text{ msec}$$


3- Time Delay Generated by Loop within Loop



MVI Reg. ₁ , 8 bit	7T	
Loop 2: MVI Reg. ₂ , 8 bit	7T	
Loop 1: DCR Reg. ₂ ,	4T	} T _{L1}
JNZ Loop 1	10/7T	
DCR Reg. ₁	4T	} T _{L2}
JNZ Loop 2	10/7T	

EX.:

What is the time delay generated by following program?



Time delay (T_D) = $T_O + T_L$

$$T_O = 7 * (1/2) = 3.5 \mu\text{sec}$$

$$\begin{aligned}
 T_L = T_{L2} &= [T_{L1} + (\sum (T)_{L2} * 1/f)] * 56_{10} \quad (38H = 56_{10}) \\
 &= [T_{L1} + (7+4+10) * 1/2] * 56_{10} \\
 &= [T_{L1} + 10.5] * 56_{10}
 \end{aligned}$$

$$\begin{aligned}
 T_{L1} &= (\sum (T_{L1}) * 1/f) * 255_{10} \quad (FFH = 255_{10}) \\
 &= (14 * 1/2) * 255_{10} \\
 &\approx 1.8 \text{ msec} = 1783.5 \mu\text{sec}
 \end{aligned}$$

$$T_L = (1783.5 + 10.5) * 56_{10} = 100.46 \text{ msec}$$

$$T_D = 100460 \mu\text{sec} + 3.5 \mu\text{sec} \approx 101 \text{ msec}$$

Note: performing time delay has the following disadvantages:

- 1- Calculating time delay is tedious.
- 2- μp is occupied waiting the delay loops.
- 3- Needs accuracy.

However time delay can be generated by using extra chip (e.g. 8254), but at the cost of complexity.

µp Applications With Delay

Ex. (1): Design an up counter to continuously counting from 0 → 9₁₀ with a delay = 0.5 sec between each consecutive numbers, Display the number via o/p 33 H (f=2 MHz) .

Sol.:

```

Again:  MVI  B, 00
        MOV  A, B
Next:   OUT  33H
        LXI  H, N?
Delay:  DCX  H      6
        MOV  A, L    4
        ORA  H      4
        JNZ  Delay  10/7
        INR  B
        MOV  A, B
        CPI  0A
        JNZ  Next
        JMP  Again
    
```

T_D=0.5 sec

$$T_D = (6+4+4+10) * \frac{1}{2} * N$$

$$N = 0.5 \text{ sec} / 12$$

$$= 41666.6_{10} \approx A2C2H \text{ (note that } T_0 \text{ is ignored)}$$

Ex. (2):

Write a program to generate a sequence waveform with a period of (500) µsec if f= 2 MHz. (used D₀ to output the wave through O/P port 00H).

```

Next:   MVI  D, AA    7T
        MOV  A, D    4T →
        RLC          4T → To alternate Dn from 0 → 1, AA → 55 → AA →
        MOV  D, A    4T
        ANI  01      7T
        OUT  00      10T
        MVI  B, N?   7T
Delay:  DCR  B        4T
        JNZ  Delay  10/7 T
        JMP  Next    10
    
```

Mask D₁ → D₇ and display only D₀

$$T_D = T_0 + T_L$$

$$T_0 = (4+4+4+7+10+7+10) * \frac{1}{2M} = 46 * \frac{1}{2} = 23 \text{ µsec}$$

$$T_L = (4+ 10) * \frac{1}{2M} * N = 12 * N \text{ µsec}$$

$$500 \text{ µsec} = 23 \text{ µsec} + (12 * N) \text{ µsec}$$

$$N = 39.75_{10} \approx 40_{10} = 28 H$$

Examples

H.W.

What is the time delay generated by pair of register if it is loaded by: - 00FF, 3E05, A32F?

H.W.

Write a program to generate a time delay equals to (5 msec)?

H.W.: if Reg. (B) and (C) in the previous example are loaded with 23 H and 84 H respectively, what will be the time delay?

Reference:

8085 μ p architecture and programming_Gon