.....

# Lesson Seven

# 8085 Time Delayand Counters

## **Lesson Objectives:**

- To introduce the types of time delay.
- To write a program that generates specified time delay.
- To learn how to determine the time delay based on one register or pair of registers.

# **Pre Test:**


- What are the types of time delay can be produced by 8085μp.
- What is the maximum time delay generated by pair of register.
- Write a program to generate 5msec time delay

\_\_\_\_\_\_

# **Time Delay and Counters**

Time delay: a register (or pair of registers) is loaded with a number depending on the time delay required, then the register is decremented until it equals to zero. Also, (NoP) instruction can be used to generate time delay equals to 4 T- states.

## 1- Time Delay With One Register



# <u>Ex.:</u>

What is time delay generated by the following program if the clock frequency = 2MHz?

MVI C, FF 
$$\longrightarrow$$
 7T  
Loop: DCR C.  $\longrightarrow$  4T  
JNZ Loop  $\longrightarrow$  10/7T

Total delay = time outside the loop + loop execution time

$$T_D = T_O + T_L$$

 $T_O = 7 * 1/2MHz = 3.5 \mu sec$ 

$$T_L = (\sum (N_{Tstates} * 1/f)) * N \\ = ((4+10)* (1/2MHz))*255 \text{ , where N is the number loaded to the register}$$
 Note FFH=  $255_{10}$ 

= 1785  $\mu sec \approx 1.8 msec$ 

 $T_{D~approximate} = 3.5~\mu sec + 1785~\mu sec = 1788.5~\mu sec$ 

 $T_{D \ accurate} = 3.5 \ \mu sec + (1785 - 1.5) \ \mu sec = 1787 \ \mu sec$ 

Note: The max. time delay is generated by one register loaded with (FFH) and equals to 1787  $\mu$ sec (~ 1.8 msec).

\_\_\_\_\_\_

# $\underline{\textit{H.W.}}$ What will be the time delay generated with one register if the number loaded to that register equals to :


1-78 H, 2-A3 H, 3-5EH

### **EX.:** Write a program to generate time delay equals to (1 msec).

MVI C, ? 7 T  
\*: DCR C 4 T  
JNZ \* 10 / 7 T  

$$T_D = T_O + T_L = 1 \text{ msec}$$
  
 $T_{C} = 3.5 \text{ } \mu\text{sec}$   
 $T_L = 1000 \text{ } \mu\text{sec} - 3.5 \text{ } \mu\text{sec} = 996.5 \text{ } \mu\text{sec}$   
 $996.5 = N_{10}^* 14^*(1/2\text{MHz}), N_{10} = 142.35 \sim 8 \text{ EH}$ 

# 2- Time Delay With Pair Register



### 8085 Microprocessor Architecture

------

#### **EX.:**

# What is the max. time delay can be generated with pair of register?

#### **Solution:**

The max. time delay can be generated when the pair of register is loaded by FFFFH (=65535<sub>10</sub>)

	LXI B, FFFF	10T
*:	DCX B	6T
	MOV A, C	4T
	ORA B	4T
	JNZ *	10/7 T


$$T_D = T_O + T_L$$

$$T_D = 10 * (1/2) = 5 \mu sec$$

$$T_L = (6+4+4+10)*(1/2)*65535$$

= 
$$786420 \mu sec \simeq 786 msec$$


# 3- Time Delay Generated by Loop within Loop



------

## *EX.*:

### What is the time delay generated by following program?



Time delay 
$$(T_D) = T_O + T_L$$
  
 $T_O = 7*(1/2) = 3.5 \ \mu sec$   
 $T_L = T_{L2} = [T_{L1} + (\sum (T)_{L2} *1/f)] * 56_{10}$  (38H= 56<sub>10</sub>)  
 $= [T_{L1} + (7+4+10)* \frac{1}{2}] * 56_{10}$   
 $= [T_{L1} + 10.5] * 56_{10}$ 

$$T_{L1}$$
= ( $\sum (T_{L1})* 1/f$ )\* 255<sub>10</sub> (FFH= 255<sub>10</sub>)  
= (14 \* ½) \* 255<sub>10</sub>  
 $\simeq$ 1.8 msec= 1783.5 µsec  
 $T_{L}$ = (1783.5+ 10.5)\* 56<sub>10</sub> = 100.46 msec  
 $T_{D}$  = 100460 µsec + 3.5 µsec $\simeq$ 101 msec

*Note:* performing time delay has the following disadvantages:

- 1- Calculating time delay is tedious.
- 2- μp is occupied waiting the delay loops.
- 3- Needs accuracy.

However time delay can be generated by using extra chip (e.g. <u>8254</u>), but at the cost of complexity.

.....

## μρ Applications With Delay

<u>Ex. (1):</u> Design an up counter to continuously counting from  $0 \longrightarrow 9_{10}$  with a delay =0.5 sec between each consecutive numbers, Display the number via o/p 33 H (f=2 MHz).

```
Sol.:
Again:
        MVI B, 00
        MOV A, B
Next:
        OUT 33H
        LXI
               H, N?
        DCX H
Delay:
                     6
        MOV A, L
                                           T_D = 0.5 \text{ sec}
        ORA H
                      4
               Delay
        JNZ
                      10/7 -
        INR
               В
        MOV A, B
        CPI
               OA
        JNZ
               Next
        JMP Again
```

$$T_D = (6+4+4+10) * \frac{1}{2} * N$$
  
 $N = 0.5 \text{ sec } / 12$   
 $= 41666.6_{10} \simeq \text{A2C2H (note that To is agnored)}$ 

# Ex. (2):

Writ a program to generate a sequence waveform with a period of (500)  $\mu$ sec if f= 2 MHz. (used D<sub>0</sub> to output the wave through O/P port 00H).

Next: 
$$MOV A, D 4T \longrightarrow RLC 4T \longrightarrow To alternate D_0 from 0 \longrightarrow 1, AA \longrightarrow 55 \longrightarrow AA \longrightarrow MOV D, A 4T Mask D_1 D_7 and display only D_0 ANI 01 7T OUT 00 10T MVI B, N? 7T Delay:  $DCR B 4T \longrightarrow DCR B 4T \longrightarrow DC$$$

$$T_D = T_O + T_L$$
 $T_O = (4+4+4+7+10+7+10) * 1/2M = 46* 1/2= 23$  μsec
 $T_L = (4+10) * 1/2M * N= 12 * N$  μsec
 $500$  μsec= 23 μsec+ (12\* N) μsec
 $N=39.75_{10} \simeq 40_{10} = 28$  H

\_\_\_\_\_\_

# **Examples**

### *H.W.*

What is the time delay generated by pair of register if it is loaded by: - 00FF, 3E05, A32F?

## *H.W.*

Write a program to generate a time delay equals to (5 msec)?

 $\underline{H.W.:}$  if Reg. (B) and (C) in the previous example are loaded with 23 H and 84 H respectively, what will be the time delay?

# **Reference:**

8085 µp architecture and programming\_Gon