

The DC Operaing Point

A transistor must be properly biased with a dc voltage in order to operate as a linear amplifier. A dc operating point must be set so that signal variations at the input terminal are amplified and accurately reproduced at the output terminal. The dc operating point is often referred to as the Q-point (quiescent point).

Bias establishes the dc operating point (Q-point) for proper linear operation of an amplifier. If an amplifier is not biased with correct dc voltages on the input and output, it can go into saturation or cutoff when an input signal is applied. Figures shows the effects of proper and improper dc biasing of an inverting amplifier.

In part (a), the output signal is an amplified replica of the input signal except that it is inverted, which means that it is 180° out of phase with the input. The output signal swings equally above and below the dc bias level of the output, VDC(out).



(a) Linear operation: larger output has same shape as input except that it is inverted

Improper biasing can cause distortion in the output signal, as illustrated in parts (b) and (c). Part (b) illustrates limiting of the positive portion of the output voltage as a result of a Q-point (dc operating point) being too close to cutoff.
Email: Hasan.muwafaq.gheni@uomus.edu.iq



(b) Nonlinear operation: output voltage limited (clipped) by cutoff

Part (c) shows limiting of the negative portion of the output voltage as a result of a dc operating point being too close to saturation.



(c) Nonlinear operation: output voltage limited (clipped) by saturation

Graphical Analysis The transistor in Figure 5–2(a) is biased with V_{CC} and V_{BB} to obtain certain values of I_B , I_C , I_E , and V_{CE} . The collector characteristic curves for this particular

transistor are shown in Figure 5–2(b); we will use these curves to graphically illustrate the effects of dc bias.





In Figure 5–3, we assign three values to $I_{\rm B}$ and observe what happens to $I_{\rm C}$ and $V_{\rm CE}$. First, $V_{\rm BB}$ is adjusted to produce an $I_{\rm B}$ of 200 μ A, as shown in Figure 5–3(a). Since $I_{\rm C} = \beta_{\rm DC}I_{\rm B}$, the collector current is 20 mA, as indicated, and

$$V_{\rm CE} = V_{\rm CC} - I_{\rm C}R_{\rm C} = 10 \text{ V} - (20 \text{ mA})(220 \Omega) = 10 \text{ V} - 4.4 \text{ V} = 5.6 \text{ V}$$

This Q-point is shown on the graph of Figure 5–3(a) as Q_1 .

Next, as shown in Figure 5–3(b), V_{BB} is increased to produce an I_B of 300 μ A and an I_C of 30 mA.

$$V_{\rm CE} = 10 \text{ V} - (30 \text{ mA})(220 \Omega) = 10 \text{ V} - 6.6 \text{ V} = 3.4 \text{ V}$$

The Q-point for this condition is indicated by Q_2 on the graph.

Finally, as in Figure 5–3(c), V_{BB} is increased to give an I_B of 400 μ A and an I_C of 40 mA.

 $V_{\text{CE}} = 10 \text{ V} - (40 \text{ mA})(220 \Omega) = 10 \text{ V} - 8.8 \text{ V} = 1.2 \text{ V}$

 Q_3 is the corresponding Q-point on the graph.



Email: Hasan.muwafaq.gheni@uomus.edu.iq



Illustration of Q-point adjustment.

Linear Operation The region along the load line including all points between saturation and cutoff is generally known as the **linear region** of the transistor's operation. As long as the transistor is operated in this region, the output voltage is ideally a linear reproduction of the input.



The dc load line.



▲ FIGURE 5-5

Variations in collector current and collector-to-emitter voltage as a result of a variation in base current.

EXAMPLE 5–1

Determine the Q-point for the circuit in Figure 5–7 and draw the dc load line. Find the maximum peak value of base current for linear operation. Assume $\beta_{DC} = 200$.

Solution The Q-point is defined by the values of $I_{\rm C}$ and $V_{\rm CE}$.

$$I_{\rm B} = \frac{V_{\rm BB} - V_{\rm BE}}{R_{\rm B}} = \frac{10 \text{ V} - 0.7 \text{ V}}{47 \text{ k}\Omega} = 198 \ \mu\text{A}$$
$$I_{\rm C} = \beta_{\rm DC}I_{\rm B} = (200)(198 \ \mu\text{A}) = 39.6 \text{ mA}$$
$$V_{\rm CE} = V_{\rm CC} - I_{\rm C}R_{\rm C} = 20 \text{ V} - 13.07 \text{ V} = 6.93 \text{ V}$$







The Q-point is at $I_{\rm C} = 39.6$ mA and at $V_{\rm CE} = 6.93$ V.

Since $I_{C(cutoff)} = 0$, you need to know $I_{C(sat)}$ to determine how much variation in collector current can occur and still maintain linear operation of the transistor.

$$I_{\rm C(sat)} = \frac{V_{\rm CC}}{R_{\rm C}} = \frac{20 \text{ V}}{330 \Omega} = 60.6 \text{ mA}$$

The dc load line is graphically illustrated in Figure 5–8, showing that before saturation is reached, $I_{\rm C}$ can increase an amount ideally equal to

$$I_{C(sat)} - I_{CO} = 60.6 \text{ mA} - 39.6 \text{ mA} = 21.0 \text{ mA}$$

However, $I_{\rm C}$ can decrease by 39.6 mA before cutoff ($I_{\rm C} = 0$) is reached. Therefore, the limiting excursion is 21 mA because the *Q*-point is closer to saturation than to cutoff. The 21 mA is the maximum peak variation of the collector current. Actually, it would be slightly less in practice because $V_{\rm CE(sat)}$ is not quite zero.



Determine the maximum peak variation of the base current as follows:

$$I_{b(peak)} = \frac{I_{c(peak)}}{\beta_{\rm DC}} = \frac{21 \text{ mA}}{200} = 105 \ \mu A$$

Homework

Find the Q-point for the circuit in Figure 5–7, and determine the maximum peak value of base current for linear operation for the following circuit values: $\beta_{DC} = 100, R_C = 1.0 \text{ k}\Omega$, and VCC = 24 V.