

# MODULE DESCRIPTION FORM

## نموذج وصف المادة الدراسية

Module Information			
معلومات المادة الدراسية			
Module Title	Microprocessors		Module Delivery
Module Type	Core		<input checked="" type="checkbox"/> Theory <input type="checkbox"/> Lecture <input checked="" type="checkbox"/> Lab <input type="checkbox"/> Tutorial <input type="checkbox"/> Practical <input type="checkbox"/> Seminar
Module Code	UOMU0202043		
ECTS Credits	5		
SWL (hr/sem)	125		
Module Level	2	Semester of Delivery	
Administering Department	CET	College	UOMUS
Module Leader	hamzah.waleed	e-mail	hamzah.waleed.hamzah@uomus.edu.iq
Module Leader's Acad. Title		Module Leader's Qualification	
Module Tutor		e-mail	
Peer Reviewer Name		e-mail	
Scientific Committee Approval Date	1/10/2025	Version Number	1.0

Relation with other Modules			
العلاقة مع المواد الدراسية الأخرى			
Prerequisite module	None	Semester	
Co-requisites module	None	Semester	

<b>Module Aims, Learning Outcomes and Indicative Contents</b>	
أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية	
<p><b>Module Aims</b> أهداف المادة الدراسية</p>	<ol style="list-style-type: none"> <li>1. To understand the basic operating concept of specific microprocessor.</li> <li>2. To study the hardware architecture of specific microprocessor.</li> <li>3. To encode programs based on the specific processor language.</li> <li>4. To solve problems encountered in the architecture of a specific microprocessor</li> </ol>
<p><b>Module Learning Outcomes</b> مخرجات التعلم للمادة الدراسية</p>	<ol style="list-style-type: none"> <li>1. Identify the basic characteristic of specific processor</li> <li>2. Define the processor signals and their functions</li> <li>3. Explain the architecture from the hardware point of view</li> <li>4. Identify various machine cycle.</li> <li>5. Explain the memory different interfacing techniques with the microprocessor.</li> <li>6. Explain the input output different interfacing techniques with the microprocessor.</li> <li>7. Explain the concept of Stack memory.</li> <li>8. List the addressing mode of the processor instruction.</li> <li>9. Encode different program based on assembly.</li> <li>10. Perform different arithmetic and logical operations using the processor instruction set.</li> <li>11. Encode different problems associative with branching instructions.</li> <li>12. Solve problem encountered with delay and counter.</li> <li>13. Identify different interrupt procedures.</li> <li>14. Design different interfacing systems due to the problem requirements.</li> </ol>
<p><b>Indicative Contents</b> المحتويات الإرشادية</p>	<p>Indicative content includes the following.</p> <p><u>Part A – Microprocessor H/W architecture</u> --MP signals, MP operations, Machine cycle, memory interfacing, input-output devices interfaces [30hrs]</p> <p><u>Part b – Microprocessor S/W architecture</u> --Instruction set, data transfer, arithmetic, logical. [25 hrs] --Stack register and stack area [15hrs] --Branching instructions and applications [20hrs] --Revision problem classes [10 hrs]</p>

--	--

<b>Learning and Teaching Strategies</b> استراتيجيات التعلم والتعليم	
<b>Strategies</b>	The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, interactive tutorials and by considering type of simple experiments involving some sampling activities that are interesting to the students.

<b>Student Workload (SWL)</b> الحمل الدراسي للطالب موزع على (15) اسبوع			
<b>Structured SWL (h/sem)</b> الحمل الدراسي المنتظم للطالب خلال الفصل	64	<b>Structured SWL (h/w)</b> الحمل الدراسي المنتظم للطالب أسبوعياً	4.26
<b>Unstructured SWL (h/sem)</b> الحمل الدراسي غير المنتظم للطالب خلال الفصل	61	<b>Unstructured SWL (h/w)</b> الحمل الدراسي غير المنتظم للطالب أسبوعياً	4.06
<b>Total SWL (h/sem)</b> الحمل الدراسي الكلي للطالب خلال الفصل	125		

<b>Module Evaluation</b> تقييم المادة الدراسية					
		Time/Number	Weight (Marks)	Week Due	Relevant Learning Outcome
<b>Formative assessment</b>	<b>Quizzes</b>	2	10% (10)	7, 10	LO #1- 6, LO #8-11
	<b>Assignments</b>	4	10% (10)	Continuous	
	<b>Projects / Lab.</b>	5	10% (10)	Continuous	
	<b>Report</b>	2	10% (10)	7,10	LO #1- 6, LO # 8-11
<b>Summative assessment</b>	<b>Midterm Exam</b>	2 hr	10% (10)	6	LO # 1-6
	<b>Final Exam</b>	4hr	50% (50)	16	All
<b>Total assessment</b>			100% (100 Marks)		

<b>Delivery Plan (Weekly Syllabus)</b> المنهاج الاسبوعي النظري	
	<b>Material Covered</b>
<b>Week 1</b>	Introduction - microprocessor evolution
<b>Week 2</b>	Basics specific microprocessor architecture and its specifications
<b>Week 3</b>	Microprocessor signals and machine cycle
<b>Week 4</b>	Memory organization, interfacing and memory map
<b>Week 5</b>	Input devices interfacing, Output devices interfacing
<b>Week 6</b>	<b>Midterm Exam</b>
<b>Week 7</b>	Introduction to microprocessor assembly language and addressing mode
<b>Week 8</b>	Data transfer instruction
<b>Week 9</b>	Arithmetic instructions
<b>Week 10</b>	logical instruction
<b>Week 11</b>	Stack register , stack area and related instructions
<b>Week 12</b>	Branching instruction
<b>Week 13</b>	Delay and counters
<b>Week 14</b>	Interrupt concept and types
<b>Week 15</b>	<b>Subroutine</b>

<b>Delivery Plan (Weekly Lab. Syllabus)</b> المنهاج الاسبوعي للمختبر	
	<b>Material Covered</b>
<b>Week 1</b>	Lab 1: Introduction to microprocessor kit
<b>Week 2</b>	Lab 2: key function definition, read/write memory location, read/write registers
<b>Week 3</b>	Lab 3: Data transfer instructions
<b>Week 4</b>	Lab 4: Arithmetic instructions
<b>Week 5</b>	Lab 5: logical instruction
<b>Week 6</b>	Lab 6: Stack instructions
<b>Week 7</b>	Lab 7: Branching instruction

<b>Learning and Teaching Resources</b> مصادر التعلم والتدريس		
	Text	Available in the Library?
<b>Required Texts</b>	8085 $\mu$ p architecture and programming_Gonkar	Yes
<b>Recommended Texts</b>	UNDERSTANDING 8085/8086 MICROPROCESSORS and PERIPHERAL ICs	no
<b>Websites</b>	<a href="https://www.coursera.org/browse/physical-science-and-engineering/electrical-engineering">https://www.coursera.org/browse/physical-science-and-engineering/electrical-engineering</a>	

<b>Grading Scheme</b> مخطط الدرجات				
Group	Grade	التقدير	Marks (%)	Definition
<b>Success Group (50 - 100)</b>	<b>A</b> - Excellent	امتياز	90 - 100	Outstanding Performance
	<b>B</b> - Very Good	جيد جدا	80 - 89	Above average with some errors
	<b>C</b> - Good	جيد	70 - 79	Sound work with notable errors
	<b>D</b> - Satisfactory	متوسط	60 - 69	Fair but with major shortcomings
	<b>E</b> - Sufficient	مقبول	50 - 59	Work meets minimum criteria
<b>Fail Group (0 – 49)</b>	<b>FX</b> – Fail	راسب (قيد المعالجة)	(45-49)	More work required but credit awarded
	<b>F</b> – Fail	راسب	(0-44)	Considerable amount of work required
<p><b>Note:</b> Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.</p>				