
	Ministry of Higher Education and Scientific Research - Iraq Al-Mustaqbal University College of Engineering Department of Prosthetics and Orthotics Engineering	
---	--	---

## MODULE DESCRIPTOR FORM

### نموذج وصف المادة الدراسية

Module Information			
معلومات المادة الدراسية			
Module Title	دوائر منطقية		<b>Module Delivery</b> <input checked="" type="checkbox"/> Theory <input type="checkbox"/> Lecture <input checked="" type="checkbox"/> Lab <input checked="" type="checkbox"/> Tutorial <input type="checkbox"/> Practical <input type="checkbox"/> Seminar
Module Type	ELECTIVE		
Module Code	UOMU0103014		
ECTS Credits	5		
SWL (hr/sem)	125		
Module Level	1	Semester of Delivery	1
Administering Department	UOMU0103	College	UOMU01
Module Leader	Samir Ibrahim Abbas	e-mail	samir.badrawi@uomus.edu.iq
Module Leader's Acad. Title	Lect.	Module Leader's Qualification	PhD.
Module Tutor			
Peer Reviewer Name		e-mail	
Review Committee Approval	01/06/2023	Version Number	1.0

Relation With Other Modules			
العلاقة مع المواد الدراسية الأخرى			
Prerequisite module	Electrical circuits	Semester	
Co-requisites module	Electronic circuits	Semester	
Module Aims, Learning Outcomes and Indicative Contents			
أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية			
Module Aims أهداف المادة الدراسية	<div><div></div><div><div>1. To develop problem solving skills and understanding of circuit theory through the application of techniques.</div><div>2. To understand voltage, current and power from a given circuit.</div><div>3. This course deals with the basic concept of electrical circuits.</div><div>4. This is the basic subject for all electrical and electronic circuits.</div><div>5. To understand Kirchhoff's current and voltage Laws problems.</div><div>6. To perform mesh and Nodal analysis.</div></div></div>		
Module Learning Outcomes مخرجات التعلم للمادة الدراسية	<div><div></div><div><div>1. Recognize how Logic gate works in electronic circuits.</div><div>2. List the various terms associated with Logic gate.</div><div>3. Summarize what is meant by a basic Logic gate.</div><div>4. Discuss the reaction and involvement of atoms in Logic gate.</div><div>5. Describe Logic gate inputs and outputs.</div><div>6. Define basic Logic gate .</div><div>7. Identify the basic logic elements and their applications.</div><div>8. Discuss the operations of Numbering system &amp; Boolean algebra.</div><div>9. Discuss the various Reduction techniques methods.</div></div></div>		
Indicative Contents المحتويات الإرشادية			
Learning and Teaching Strategies			
استراتيجيات التعلم والتعليم			
Strategies	Type something like: The main strategy that will be adopted in delivering this module is to encourage students’ participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, interactive tutorials and by considering type of simple experiments involving some sampling activities that are interesting to the students.		

## Student Workload (SWL)

الحمل الدراسي للطالب

<b>Structured SWL (h/sem)</b> الحمل الدراسي المنتظم للطالب خلال الفصل	78	<b>Structured SWL (h/w)</b> الحمل الدراسي المنتظم للطالب أسبوعياً	5
<b>Unstructured SWL (h/sem)</b> الحمل الدراسي غير المنتظم للطالب خلال الفصل	47	<b>Unstructured SWL (h/w)</b> الحمل الدراسي غير المنتظم للطالب أسبوعياً	3
<b>Total SWL (h/sem)</b> الحمل الدراسي الكلي للطالب خلال الفصل	125		

## Module Evaluation

تقييم المادة الدراسية

		Time/Number	Weight (Marks)	Week Due	Relevant Learning Outcome
<b>Formative assessment</b>	<b>Quizzes</b>	2	10% (10)	5, 10	LO #1, 2, 10 and 11
	<b>Assignments</b>	2	10% (10)	2, 12	LO # 3, 4, 6 and 7
	<b>Projects / Lab.</b>	1	10% (10)	Continuous	All
	<b>Report</b>	1	10% (10)	13	LO # 5, 8 and 10
<b>Summative assessment</b>	<b>Midterm Exam</b>	2 hr	10% (10)	7	LO # 1-7
	<b>Final Exam</b>	2hr	50% (50)	16	All
<b>Total assessment</b>			100% (100 Marks)		

## Delivery Plan (Weekly Syllabus)

المنهاج الأسبوعي النظري

	Material Covered
<b>Week 1</b>	Introduction into digital techniques
<b>Week 2</b>	Logic gates, principles and types
<b>Week 3</b>	Numbering system
<b>Week 4</b>	Number base conversion
<b>Week 5</b>	Arithmetic operation
<b>Week 6</b>	Boolean algebra
<b>Week 7</b>	DeMorgan theorem
<b>Week 8</b>	Simplification for digital circuits
<b>Week 9</b>	SOP & POS
<b>Week 10</b>	Reduction techniques

<b>Week 11</b>	Half & full adders & subtractor
<b>Week 12</b>	Decoders & encoders & comparators
<b>Week 13</b>	Multiplexers & demultiplexers
<b>Week 14</b>	Parity check & code conversions
<b>Week 15</b>	Flip-Flop

<b>Delivery Plan (Weekly Lab. Syllabus)</b> المنهاج الاسبوعي للمختبر	
	<b>Material Covered</b>
<b>Week 1</b>	LOGIC GATES AND BOOLEAN ALGEBRA
<b>Week 2</b>	THE APPLICATIONS OF EXCLUSIVE -OR GATE
<b>Week 3</b>	ARITHMETIC ELEMENTS
<b>Week 4</b>	DECODERS AND ENCODERS
<b>Week 5</b>	MULTIPLEXERS AND DEMULTIPLEXERS
<b>Week 6</b>	BISTABLE MULTIVIBRATORS (FLIP-FLOPS)
<b>Week 7</b>	
<b>Week 8</b>	
<b>Week 9</b>	
<b>Week 10</b>	
<b>Week 11</b>	
<b>Week 12</b>	
<b>Week 13</b>	
<b>Week 14</b>	
<b>Week 15</b>	

## Learning and Teaching Resources

مصادر التعلم والتدريس

	Text	Available in the Library?
Required Texts	Digital fundamental by Floyed	Yes
Recommended Texts	Digital design by Morris Mano	No
Websites		

## APPENDIX:

GRADING SCHEME				
مخطط الدرجات				
Group	Grade	التقدير	Marks (%)	Definition
Success Group (50 - 100)	A - Excellent	امتياز	90 – 100	Outstanding Performance
	B - Very Good	جيد جدا	80 – 89	Above average with some errors
	C –Good	جيد	70 – 79	Sound work with notable errors
	D - Satisfactory	متوسط	60 – 69	Fair but with major shortcomings
	E - Sufficient	مقبول	50 – 59	Work meets minimum criteria
Fail Group (0 – 49)	FX – Fail	مقبول بقرار	(45-49)	More work required but credit awarded
	F – Fail	راسب	(0-44)	Considerable amount of work required
Note:				
Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.				



ملاحظة: هذا النموذج تم وضعه وتقديمه من قبل مديرية ضمان الجودة في وزارة التعليم العالي والبحث العلمي