

# MODULE DESCRIPTION FORM

## نموذج وصف المادة الدراسية

Module Information			
معلومات المادة الدراسية			
Module Title	<b>Digital Electronics</b>		Module Delivery
Module Type			<input checked="" type="checkbox"/> Theory <input checked="" type="checkbox"/> Lecture <input checked="" type="checkbox"/> Lab <input type="checkbox"/> Tutorial <input type="checkbox"/> Practical <input type="checkbox"/> Seminar
Module Code	<b>UOMU031011</b>		
ECTS Credits	<b>6.00</b>		
SWL (hr/sem)	<b>150</b>		
Module Level	UGII	Semester of Delivery	4
Administering Department	PHY	College	COS
Module Leader	Rusul Abdul ameer Ghazi	e-mail	
Module Leader's Acad. Title	Asst. Professor	Module Leader's Qualification	Ph.D.
Module Tutor	Name (if available)	e-mail	E-mail
Peer Reviewer Name	Name	e-mail	E-mail
Scientific Committee Approval Date	15/10/2025	Version Number	1.0

Relation with other Modules			
العلاقة مع المواد الدراسية الأخرى			
Prerequisite module	None		Semester
Co-requisites module	None		Semester

## Module Aims, Learning Outcomes and Indicative Contents

### أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية

<b>Module Objectives</b> أهداف المادة الدراسية	<p>To understand the following subjects:</p> <ol style="list-style-type: none"> <li>1. Number systems and codes in digital electronics</li> <li>2. Introduce the basic elements of digital circuits.</li> <li>3. Basic Logic Gates</li> <li>4. Combinational circuit.</li> <li>5. Boolean Expression and Boolean Algebra.</li> <li>6. Applied logic circuits.</li> <li>7. Adders and Subtractors circuits</li> <li>8. Sequential circuit</li> <li>9. Flip Flop Basics – Types, Truth Table, Circuit, and Applications.</li> <li>10. Shift Register, parallel and serial.</li> <li>11. Analog-to-Digital circuits.</li> <li>12. Digital-to-Analog circuits.</li> <li>13. Digital counter circuits, Up counters. Down counters. Frequency division.</li> <li>14. Basic memory circuits.</li> </ol>
<b>Module Learning Outcomes</b> مخرجات التعلم للمادة الدراسية	<ol style="list-style-type: none"> <li>1. To acquire the basic knowledge of digital logic levels and application of knowledge to understand digital electronics circuits.</li> <li>2. To prepare students to perform the analysis and design of various digital electronic circuits.</li> <li>3. To introduce the basic concepts and laws involved in the Boolean algebra and logic families and digital circuits.</li> <li>4. To familiarize with the different number systems, logic gates, and combinational and sequential circuits utilized in the different digital circuits and systems.</li> </ol> <p>Provide ability to design and analysis of the digital circuit and system.                      Understand the basic software tools for the design and implementation of digital circuits and systems.                      Reinforce theory and techniques taught in the classroom through experiments and projects in the laboratory.</p> <ol style="list-style-type: none"> <li>5. To understand the working principle of data processing circuits, arithmetic circuits, and sequential circuits.</li> <li>6. Students will get an overview of microprocessor architecture and programming.</li> </ol>
<b>Indicative Contents</b> المحتويات الإرشادية	<p>Indicative content includes the following.</p> <p>Numbers systems, Binary numbers, Boolean algebra, Boolean minimisation, Combinational circuits, Logic families, flip flops Counters, Multivariable Boolean</p>

	<p>reduction, Synchronous and asynchronous sequential circuits, Programmable logic design techniques</p> <p><b>Logic Gates</b></p> <p>RTL, DTL, TTL, ECL, ICL, HTL, NMOS &amp; CMOS logic gates, Circuit diagram and analysis characteristics and specifications, tri-state gates.</p> <p><b>Combinational Circuits</b></p> <p>Problem formulation and design of combinational circuits, Adder / Subtractor, Encoder / decoder, Mux/Demux, Code-converters, Comparators, Implementation of combinational logic using standard ICs, ROM, EPROM, EEPROM, PAL, PLA and their use in combinational circuit design.</p> <p><b>Sequential Circuits</b></p> <p>Flipflops - SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis of clocked sequential circuits - their design, State minimization, state assignment, Circuit implementation, Registers-Shift registers, Ripple counters, Synchronous counters, Timing signal, RAM, Memory decoding, Semiconductor memories.</p> <p><b>Fundamental Mode Sequential Circuits</b></p> <p>Stable, Unstable states, Output specifications, Cycles and Races, Racefree Assignments, Hazards, Essential hazards, Pulse mode sequential circuits.</p>
--	---

<h3 style="text-align: center;">Learning and Teaching Strategies</h3> <p style="text-align: center;">استراتيجيات التعلم والتعليم</p>	
<p><b>Strategies</b></p>	<p>This module will be presented to the students through a series of lectures, tutorials, practicals and investigations. Learning materials will include lecture notes and technical demonstrations. It is preferred that students study both analogue and digital elements in parallel. Throughout the course, so that students are exposed to the differences and similarities in both fields and are able to better reflect on their experiences. Extensive use will be made of to supplement learning materials and provide quizzes and exams for the assessment.</p> <p>A 2-hour lecture will be provided weekly. The material for the weekly lecture will be made available beforehand, to allow students to prepare as necessary. Where relevant, further reading will be made available post-lecture.</p> <p>A 2-hour lab session will be provided weekly. The intent is for the student to put into practice the theory gained during the weekly lecture.</p>

## Student Workload (SWL)

الحمل الدراسي للطالب محسوب لـ ١٥ أسبوعاً

<b>Structured SWL (h/sem)</b> الحمل الدراسي المنتظم للطالب خلال الفصل	88	<b>Structured SWL (h/w)</b> الحمل الدراسي المنتظم للطالب أسبوعياً	6
<b>Unstructured SWL (h/sem)</b> الحمل الدراسي غير المنتظم للطالب خلال الفصل	62	<b>Unstructured SWL (h/w)</b> الحمل الدراسي غير المنتظم للطالب أسبوعياً	4
<b>Total SWL (h/sem)</b> الحمل الدراسي الكلي للطالب خلال الفصل	<b>150</b>		

## Module Evaluation

تقييم المادة الدراسية

		Time/Number	Weight (Marks)	Week Due	Relevant Learning Outcome
Formative assessment	Quizzes	2	10% (10)	5 and 10	LO #1, #2 and #10, #11
	Assignments	2	10% (10)	2 and 12	LO #3, #4 and #6, #7
	Projects / Lab.	1	10% (10)	Continuous	All
	Report	1	10% (10)	13	LO #5, #8 and #10
Summative assessment	Midterm Exam	2hr	10% (10)	7	LO #1 - #7
	Final Exam	3hr	50% (50)	16	All
Total assessment			100% (100 Marks)		

## Delivery Plan (Weekly Syllabus)

### المنهاج الاسبوعي النظري

	<b>Material Covered</b>
<b>Week 1</b>	Number Systems and Codes
<b>Week 2</b>	Seven Basic Logic Gates
<b>Week 3</b>	Combinatorial Logic
<b>Week 4</b>	Boolean Algebra, De Morgan's Theorem
<b>Week 5</b>	Arithmetic Operations and Circuits, Half Adder and Full Adder
<b>Week 6</b>	Flip-Flops and Registers. a. S-R Flip-Flop b. D Flip-Flop c. J-K Flip-Flop
<b>Week 7</b>	Counter Circuits: a. Asynchronous Counters b. Synchronous Counters
<b>Week 8</b>	Shift Registers: Serial/Parallel Data Conversions.
<b>Week 9</b>	<b>Mid exam.</b>
<b>Week 10</b>	Analog-to-Digital circuits
<b>Week 11</b>	Digital-to-Analog circuits
<b>Week 12</b>	Multivibrators: Astable
<b>Week 13</b>	Multivibrators: Monostable
<b>Week 14</b>	Schmitt Trigger
<b>Week 15</b>	<b>Exam.</b>
<b>Week 16</b>	<b>Revision for final exam</b>

## Delivery Plan (Weekly Lab. Syllabus)

المنهاج الاسبوعي للمختبر

	<b>Material Covered</b>
<b>Week 1</b>	Lab 1: TTL ICs
<b>Week 2</b>	Lab 2: Breadboards and Building Digital Circuits. AND, OR and NOT Gates
<b>Week 3</b>	Lab 3: Basic Combinational Logic & Gates with Many Inputs
<b>Week 4</b>	Lab 4: DeMorgan's Theorem
<b>Week 5</b>	Lab 5: Half and full adder circuit, SN7486, SN7483
<b>Week 6</b>	Lab 6: Flip Flop circuit
<b>Week 7</b>	Lab 7: Universal Shift register SN74194.

## Learning and Teaching Resources

مصادر التعلم والتدریس

	<b>Text</b>	<b>Available in the Library?</b>
<b>Required Texts</b>	Textbooks: Fundamentals of Digital Electronics, Natarajan, 1st Edition (2020) Suggested references: Digital Circuits Logic and Design, Ronald C. Emery, 1st Edition (2016)	No
<b>Recommended Texts</b>	M. Morris Mano, Michael D. Ciletti, "Digital Design", Prentice Hall of India Pvt. Ltd., 2008.  Brian Holdsworth, Clive Woods, "Digital Logic Design", Elsevier India Pvt. Ltd., 2005.  Samir Palnitkar, "Verilog HDL, A Guide to Digital Design and Synthesis", Prentice Hall of India Pvt. Ltd., 2005.	No
<b>Websites</b>	<a href="https://byjus.com/physics/digital-electronics/">https://byjus.com/physics/digital-electronics/</a>	

## Grading Scheme

### مخطط الدرجات

Group	Grade	التقدير	Marks %	Definition
Success Group (50 - 100)	A - Excellent	امتياز	90 - 100	Outstanding Performance
	B - Very Good	جيد جدا	80 - 89	Above average with some errors
	C - Good	جيد	70 - 79	Sound work with notable errors
	D - Satisfactory	متوسط	60 - 69	Fair but with major shortcomings
	E - Sufficient	مقبول	50 - 59	Work meets minimum criteria
Fail Group (0 - 49)	FX – Fail	راسب (قيد المعالجة)	(45-49)	More work required but credit awarded
	F – Fail	راسب	(0-44)	Considerable amount of work required

**Note:** Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.