

# MODULE DESCRIPTION FORM

## نموذج وصف المادة الدراسية

<b>Module Information</b>			
معلومات المادة الدراسية			
<b>Module Title</b>	Digital Electronics		<b>Module Delivery</b>
<b>Module Type</b>	Core		<input checked="" type="checkbox"/> Theory <input checked="" type="checkbox"/> Lecture <input checked="" type="checkbox"/> Lab <input type="checkbox"/> Tutorial <input type="checkbox"/> Practical <input type="checkbox"/> Seminar
<b>Module Code</b>	UOMU024043		
<b>ECTS Credits</b>	5		
<b>SWL (hr/sem)</b>	125		
<b>Module Level</b>	2	<b>Semester of Delivery</b>	4
<b>Administering Department</b>	MIET	<b>College</b>	EETC
<b>Module Leader</b>		<b>e-mail</b>	
<b>Module Leader's Acad. Title</b>		<b>Module Leader's Qualification</b>	M.Sc.
<b>Module Tutor</b>		<b>e-mail</b>	
<b>Peer Reviewer Name</b>		<b>e-mail</b>	
<b>Scientific Committee Approval Date</b>	19/11/2023	<b>Version Number</b>	1.0

<b>Relation with other Modules</b>			
العلاقة مع المواد الدراسية الأخرى			
<b>Prerequisite module</b>	Electronics Circuits I (MIET2102)		<b>Semester</b>
<b>Co-requisites module</b>			<b>Semester</b>

### Module Aims, Learning Outcomes and Indicative Contents

أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية	
<b>Module Aims</b> أهداف المادة الدراسية	<ol style="list-style-type: none"> <li>1. To learn the basics of logical circuits which are used in computers.</li> <li>2. To understand how the logical medical instrumentations to work</li> <li>3. To program the logical medical instrumentations</li> <li>4. To design the logical medical instrumentations</li> <li>5. To learn how to use logical tables to perform the logical medical instrumentations</li> <li>6. TO maintain the logical medical instrumentations</li> <li>7. To suggest how to build modern the logical medical instrumentations.</li> </ol>
<b>Module Learning Outcomes</b> مخرجات التعلم للمادة الدراسية	<p>At ending of course, student will:</p> <ol style="list-style-type: none"> <li>1-know the numbers systems, and conversion between them.</li> <li>2-know binary codes.</li> <li>3-design binary gates, and use Boolean algebra.</li> <li>4-design and simplify the arithmetic circuits.</li> <li>5- define Karnaugh maps.</li> <li>6- know how flip-flops works RS, JK.</li> <li>7- design flip-flops D, T.</li> <li>8-define the work principles of counters and its types.</li> <li>9-know the shift registers and types.</li> <li>10-principles of decoders.</li> <li>11-identify the Multiplexers and De-Multiplexers.</li> <li>12-conversion of analog to digital circuits.</li> </ol>
<b>Indicative Contents</b> المحتويات الإرشادية	<p><b>Numbers systems, Binary, Octal, Hexadecimal [4 H].</b></p> <p><b>Codes numbers [4 H].</b></p> <p><b>Arithmetic circuits [10 H].</b></p> <p><b>De Margan's theorems [4 H].</b></p> <p><b>Karnaugh map [8 H].</b></p> <p><b>Flip – Flop: RS, RST, JK, D, FF [8 H].</b></p> <p><b>Asynchronous counter and synchronous [10 H].</b></p> <p><b>Shift registers [10 H].</b></p> <p><b>Multiplexer, De multiplexer [4 H].</b></p> <p><b>Decoder [8 H].</b></p> <p><b>Analog conversion [4 H].</b></p>
<b>Learning and Teaching Strategies</b> استراتيجيات التعلم والتعليم	

<b>Strategies</b>	Type something like: The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, interactive tutorials and by considering type of simple experiments involving some sampling activities that are interesting to the students.
-------------------	---

<b>Student Workload (SWL)</b> الحمل الدراسي للطالب			
<b>Structured SWL (h/sem)</b> الحمل الدراسي المنتظم للطالب خلال الفصل	79	<b>Structured SWL (h/w)</b> الحمل الدراسي المنتظم للطالب أسبوعيا	5
<b>Unstructured SWL (h/sem)</b> الحمل الدراسي غير المنتظم للطالب خلال الفصل	46	<b>Unstructured SWL (h/w)</b> الحمل الدراسي غير المنتظم للطالب أسبوعيا	3
<b>Total SWL (h/sem)</b> الحمل الدراسي الكلي للطالب خلال الفصل	125		

<b>Module Evaluation</b> تقييم المادة الدراسية					
		Time/Number	Weight (Marks)	Week Due	Relevant Learning Outcome
<b>Formative assessment</b>	Quizzes	2	10% (10)	3, 9	LO #1, 2, 4, 11 and 12
	Assignments	2	10% (10)	3, 13	LO # 4, 5, 7 and 8
	Projects / <b>Lab.</b>	1	10% (10)	Continuous	
	Report	13	10% (10)	13	LO # 6, 8 and 11
<b>Summative assessment</b>	Midterm Exam	2 hr	10% (10)	8	LO # 1-8
	Final Exam	2hr	50% (50)	16	All
<b>Total assessment</b>		100% (100 Marks)			

<b>Delivery Plan (Weekly Syllabus)</b> المنهاج الأسبوعي النظري	
	Material Covered

<b>Week 1</b>	<b>Number system: Binary numbers, Octal numbers, Hexadecimal numbers,</b>
<b>Week 2</b>	<b>Binary codes</b>
<b>Week 3</b>	<b>Logic gates, De Morgan's theorems, Laws and theorem of Boolean algebra</b>
<b>Week 4</b>	<b>Arithmetic circuit, Simplifying logic circuits:</b>
<b>Week 5</b>	<b>fundamentals products, sum of products, algebraic simplification</b>
<b>Week 6</b>	<b>Truth table to Karnaugh map</b>
<b>Week 7</b>	<b>Flip – Flop: RS, RST, JK, D, FF</b>
<b>Week 8</b>	<b>Counters: Asynchronous counter</b>
<b>Week 9</b>	<b>Counters: synchronous counter</b>
<b>Week 10</b>	<b>Shift registers: Serial in -Serial out shift register Serial in -Parallel out shift register</b>
<b>Week 11</b>	<b>Shift registers: Bidirectional Shift Register</b>
<b>Week 12</b>	<b>Multiplexer and De multiplexer</b>
<b>Week 13</b>	<b>Decoder</b>
<b>Week 14</b>	<b>Digital to Analog converter</b>
<b>Week 15</b>	<b>Final Exam (Practical)</b>
<b>Week 16</b>	<b>Final Exam (Theoretical)</b>

<b>Delivery Plan (Weekly Lab. Syllabus)</b>	
المنهج الأسبوعي للمختبر	
	<b>Material Covered</b>
<b>Week 1</b>	Lab 1: Logic Gates (NOT, AND)
<b>Week 2</b>	Lab 2: Logic Gates (OR, NAND, NOR)
<b>Week 3</b>	Lab 3: Logic Gates (XOR, XNOR)
<b>Week 4</b>	Lab 4: Exercises
<b>Week 5</b>	Lab 5: Universal Gates (NAND, NOR)
<b>Week 6</b>	Lab 6: Flip-Flop
<b>Week 7</b>	Lab 7: Adder (Half and Full Adder)
<b>Week 8</b>	Lab 8: Subtractor (Half and Full Subtractor)
<b>Week 9</b>	Lab 9: Comparator
<b>Week 10</b>	Lab 10: Asynchronous Binary Counter Up
<b>Week 11</b>	Lab 11: Asynchronous Binary Down Counter

<b>Week 12</b>	Lab 12: Asynchronous Binary Decade Counter
<b>Week 13</b>	Lab 13: Asynchronous MOD Counter
<b>Week 14</b>	Lab 14: Asynchronous Binary Counter (count from number to another)

<b>Learning and Teaching Resources</b>		
مصادر التعلم والتدریس		
	<b>Text</b>	<b>Available in the Library?</b>
<b>Required Texts</b>	DIGITAL FUNDAMENTALS / FLOYD	YES
<b>Recommended Texts</b>	Digital Logic Design - 4th Edition	NO
<b>Websites</b>	<a href="https://www.udemy.com/course/digital-electronics-logic-design/?utm_source=adwords&amp;utm_medium=udemysads&amp;utm_campaign=DSA_Catch_all_la.EN_cc.ROW&amp;utm_content=deal4584&amp;utm_term=._ag_88010211481._ad_535397282061._kw_.de_c_.dm_.pl_.ti_dsa-52949608673._li_1007949._pd_.&amp;matchtype=&amp;gclid=CjwKCAjwp6CkBhB_EiwAIQVyxuQ427tsVehXbetXE4NUFlekP4rqq-PrCWgQflucPuo7Mqz8SXRVxoC5asQAvD_BwE">https://www.udemy.com/course/digital-electronics-logic-design/?utm_source=adwords&amp;utm_medium=udemysads&amp;utm_campaign=DSA_Catch_all_la.EN_cc.ROW&amp;utm_content=deal4584&amp;utm_term=._ag_88010211481._ad_535397282061._kw_.de_c_.dm_.pl_.ti_dsa-52949608673._li_1007949._pd_.&amp;matchtype=&amp;gclid=CjwKCAjwp6CkBhB_EiwAIQVyxuQ427tsVehXbetXE4NUFlekP4rqq-PrCWgQflucPuo7Mqz8SXRVxoC5asQAvD_BwE</a>	

<b>Grading Scheme</b>				
مخطط الدرجات				
<b>Group</b>	<b>Grade</b>	التقدير	<b>Marks (%)</b>	<b>Definition</b>
<b>Success Group (50 - 100)</b>	<b>A - Excellent</b>	امتياز	90 - 100	Outstanding Performance
	<b>B - Very Good</b>	جيد جدا	80 - 89	Above average with some errors
	<b>C - Good</b>	جيد	70 - 79	Sound work with notable errors
	<b>D - Satisfactory</b>	متوسط	60 - 69	Fair but with major shortcomings
	<b>E - Sufficient</b>	مقبول	50 - 59	Work meets minimum criteria
<b>Fail Group (0 - 49)</b>	<b>FX - Fail</b>	راسب (قيد المعالجة)	(45-49)	More work required but credit awarded
	<b>F - Fail</b>	راسب	(0-44)	Considerable amount of work required

**Note:** Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.